



TEC0330 Test Board

Revision v.4

Exported on 2022-09-21

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TEC0330+Test+Board>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	4
3	Table of Tables	5
4	Overview	6
4.1	Key Features	6
4.2	Revision History	6
4.3	Release Notes and Know Issues	6
4.4	Requirements	7
4.4.1	Software	7
4.4.2	Hardware	7
4.5	Content	8
4.5.1	Design Sources	8
4.5.2	Additional Sources	8
4.5.3	Prebuilt	8
4.5.4	Download	9
5	Design Flow	10
6	Launch	12
6.1	Programming	12
6.1.1	QSPI	12
6.1.2	SD	12
6.1.3	JTAG	12
6.2	Usage	12
6.2.1	JTAG/UART Console:	12
6.2.2	Vivado HW Manager:	13
6.2.3	PC:	14
7	System Design - Vivado	15
7.1	Block Design	15
7.2	Constrains	15
7.2.1	Basic module constrains	15
7.2.2	Design specific constrain	16
8	Software Design - SDK/HSI	18
8.1	Application	18
8.1.1	hello_tec0330	18
8.1.2	scu	18
9	Additional Software	19
9.1	SI5338	19
10	Appx. A: Change History and Legal Notices	20
10.1	Document Change History	20
10.2	Legal Notices	20
10.3	Data Privacy	20

10.4	Document Warranty	20
10.5	Limitation of Liability	20
10.6	Copyright Notice	21
10.7	Technology Licenses.....	21
10.8	Environmental Protection	21
10.9	REACH, RoHS and WEEE	21

2 Table of Figures

Figure 1: Block Design	15
------------------------------	----

3 Table of Tables

Table 1: Design Revision History	6
Table 2: Known Issues.....	6
Table 3: Software	7
Table 4: Hardware Modules.....	7
Table 5: Hardware Carrier.....	7
Table 6: Additional Hardware.....	8
Table 7: Design sources	8
Table 8: Additional design sources	8
Table 9: Prebuilt files (only on ZIP with prebuilt content)	9
Table 10: Document change history.	20

4 Overview

TEC0330 SI5338 Configuration, DDR Configuration and PCIe Core Example Design.

Refer to <http://trenz.org/tec0330-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- MicroBlaze
- I2C
- Flash
- FMeter
- PCIe
- SI5338
- DDR3 ECC SODIMM (currently ECC disabled)

4.2 Revision History

Date	Vivado	Project Built	Authors	Description
2018-10-30	2018.2	TEC0330-test_board_noprebuilt-vivado_2018.2-build_03_20181030122205.zip TEC0330-test_board-vivado_2018.2-build_03_20181030122147.zip	John Hartfiel	<ul style="list-style-type: none">• initial release

Table 1: Design Revision History

4.3 Release Notes and Known Issues

Issues	Description	Workaround	To be fixed version
DDR3 ECC SODIMM	DDR3 does not work with ECC enabled	Disable ECC: <ul style="list-style-type: none">• for Block Design MIG with AXI Interface, create 64Bit MIG• for RTL MIG with Native Interface, disable ECC on MIG configuration and use 72Bit for Data	---

Table 2: Known Issues

4.4 Requirements

4.4.1 Software

Software	Version	Note
Vivado	2018.2	needed
SDK	2018.2	needed
SI5338 Clock Builder	---	optional

Table 3: Software

4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).¹

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	Others	Notes
TEC0330-04-(330-2C)	330_2	REV04	DDR3 ECC SODIMM	32MB		<ul style="list-style-type: none"> DDR configured for AW24P7228BL K0M (8GB)

Table 4: Hardware Modules

Design supports following carriers:

Carrier Model	Notes
PC with PCIe Card slot	Card need 3.3V from PCIe and 12V from ATX connector

Table 5: Hardware Carrier

Additional HW Requirements:

¹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Additional Hardware	Notes
JTAG Programmer	<ul style="list-style-type: none"> TE0790 with TE0791 for CPLD or FPGA Xilinx compatible JTAG programmer for FPGA
DDR3 (204 Pin with ECC)	<ul style="list-style-type: none"> for example: <ul style="list-style-type: none"> AW24P7228BLK0M (max. 8GB)

Table 6: Additional Hardware

4.5 Content

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)²

4.5.1 Design Sources

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
SDK/ HSI	<design name>/sw_lib	Additional Software Template for SDK/HSI and apps_list.csv with settings for HSI

Table 7: Design sources

4.5.2 Additional Sources

Type	Location	Notes
SI5338	<design name>/misc/SI5338	SI5338 Project with current PLL Configuration

Table 8: Additional design sources

4.5.3 Prebuilt

² <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.hdf	Exported Vivado Hardware Specification for SDK/HSI and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems
SREC-File	*.srec	Converted Software Application for MicroBlaze Processor Systems

Table 9: Prebuilt files (only on ZIP with prebuilt content)

4.5.4 Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TEC0330 "Test Board" Reference Design³](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/PCle_Cards/TEC0330/Reference_Design/2018.2/test_board)

³ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/PCle_Cards/TEC0330/Reference_Design/2018.2/test_board

5 Design Flow

! Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.


See also:

- [Xilinx Development Tools](#)⁴
- [Vivado Projects - TE Reference Design](#)⁵
- [Project Delivery](#).⁶

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)⁷

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:



```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\2018.2\design\TEC0330\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\2018.2\design\TEC0330\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Create minimum setup of CMD-Files and exit Batch
-- (1) Create maximum setup of CMD-Files and exit Batch
Select (ex.: '0' for min setup):
  
```

2. Press 0 and enter for minimum setup
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project
 - a. Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"

Note: Select correct one, see [TE Board Part Files](#)⁸
5. Create HDF and export to prebuilt folder

⁴ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

⁵ <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

⁶ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

⁷ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>


⁸ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

- a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Generate Programming Files with HSI/SDK
 - a. Start with TE Scripts on Vivado TCL: TE::sw_run_hsi
(optional) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk to generate files manually
Note: See [SDK Projects](#)⁹
 - b. (optional) Copy "prebuilt\software\<short dir>\srec_spi_bootloader.elf" into "\firmware\microblaze_0" (replace shipped one) and regenerate design again (HW (Step5)+SW(Step6 only a.))
 - c. (optional) for SI5338 reprogramming with MCS:
 - i. Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk to generate files manually
 - ii. New Application with Project Name "SCU" and Processor "microblaze_mcs_0_microblaze_I", select TE Application "SCU-Firmware"
 - iii. Create elf file
 - iv. Copy "workspace\sdk\SCU\<release or debug>\SCU.elf" into "\firmware\microblaze_mcs_0" (replace shipped one) and regenerate design again (HW (Step5)+SW(Step6 only a.))

⁹ <https://wiki.trenz-electronic.de/display/PD/SDK+Projects>

6 Launch

6.1 Programming

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](https://www.xilinx.com/support/documentation/development_tools/xilinx_software_programming_and_debugging.html)¹⁰

6.1.1 QSPI

1. Connect JTAG and Power ON PC
2. Open Vivado Project with "vivado_open_existing_project_guiemode.cmd" or if not created, create with "vivado_create_project_guiemode.cmd"
3. Type on Vivado TCL Console: TE::pr_program_flash_mcsfile -swapp hello_tec0330
4. Reboot PC

6.1.2 SD

Not supported.

6.1.3 JTAG

- Connect Vivado HW Manager and program FPGA
Note: PCIe enumeration will be not done in this case. SREC Bootloader need Hello TEF1001 application on QSPI Flash for output

6.2 Usage

1. Prepare HW like described on section [Programming](#)(see page 12)
2. Power On PCB
Note: 1. FPGA Load Bitfile into FPGA, MCS configure SI5338 and starts microblaze design, modified SREC Bootloader load application from QSPI into DDR (Depends on linker script)

6.2.1 JTAG/UART Console:

- Launch the XSDB console on SDK (Xilinx → XSCT Console):
 - type: connect
 - type: targets -set -filter {name =~ "MicroBlaze Debug*"} -index 0
 - type: jtagterminal -start

¹⁰ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

- Separat console starts:

```

C:\Xilinx\SDK\2018.2\bin\unwrapped\win64.o\tclsh85t.exe
JTAG-based Hyperterminal.
Connected to JTAG-based Hyperterminal over TCP port : 63602
(using socket : sock644)
Help :
Terminal requirements :
(i) Processor's STDOUT is redirected to the ARM DCC/MDM UART
(ii) Processor's STDIN is redirected to the ARM DCC/MDM UART.
Then, text input from this console will be sent to DCC/MDM's UART port.
NOTE: This is a line-buffered console and you have to press "Enter"
to send a string of characters to DCC/MDM.

Hello TEC0330 (Loop: 234)

Hello TEC0330 (Loop: 235)

Hello TEC0330 (Loop: 236)

Hello TEC0330 (Loop: 237)

Hello TEC0330 (Loop: 238)

```

6.2.2 Vivado HW Manager:

1. Open Vivado HW Manager
2. Add VIO to Dashboard
3. Set Radix to unsigned integer for FMeterCLKs (fm_*). Note measurement is not accurate
4. Control:
 - a. MCS Reset
 - b. MIG Reset
5. Read: SI5338 CLKs (Unit Hz), PCIe Core User Link Up signal, MIG MMCM Lock signal, MIG Init Calibration Done signal, PCB Revision ID

HARDWARE MANAGER - localhost\Xilinx_tcd\Xilinx\00001176835d01

Hardware

Name	Status
localhost (1)	Connected
xilinx_tcd\Xilinx\00001176835d...	Open
xc7vx330t_0 (3)	Programmed
XADC (System Monitor)	
hw_vio_1 (msys_iwio_0)	OK - Outputs F
mt25qu256-spi-x1_x2_x4	

VIO Core Properties

hw_vio_1


Name: hw_vio_1
 Cell: msys_iwio_0
 Device: xc7vx330t_0
 Refresh rate (ms): 500

hw_vios

Name	Value	Activity	Direction	VIO
msys_iwio_axi_pcie3_0_user_link_up	[B] 1		Input	hw_vio_1
msys_iwio_fm_0_CLK_SYNTH_DCLKout0[31:0]	[U] 0		Input	hw_vio_1
msys_iwio_LMK_1_CLK_SYNTH_DCLKout1[31:0]	[U] 0		Input	hw_vio_1
msys_iwio_mcs[31:0]	[U] 64999998		Input	hw_vio_1
msys_iwio_MIG_UI_CLK[31:0]	[U] 97621005		Input	hw_vio_1
msys_iwio_SI5338_1_MGTCLK_5338_C[31:0]	[U] 122026257		Input	hw_vio_1
msys_iwio_SI5338_4_MGTCLK2_5338_C[31:0]	[U] 244052514		Input	hw_vio_1
msys_iwio_migtools_fmter_0_update	[B] 0		Input	hw_vio_1
msys_iwio_mig_7series_0_init_calib_complete	[B] 1		Input	hw_vio_1
msys_iwio_mig_7series_0_mmcm_locked	[B] 1		Input	hw_vio_1
msys_iwio_REVISION_ID[3:0]	[H] 4		Input	hw_vio_1
msys_iwio_SC0330_0_reset_out	[B] 1		Input	hw_vio_1
msys_iwio_MCS_RESET_N	[B] 1		Output	hw_vio_1
msys_iwio_MCSGPIO_I[31:0]	[H] 0000_0003		Input	hw_vio_1
msys_iwio_MCSGPIO_O[31:0]	[H] 8000_0003		Input	hw_vio_1
msys_iwio_MIG_RST	[B] 1		Output	hw_vio_1

6.2.3 PC:

- Use for example PCI-Z (Win) or KInfoCenter (Linux) to detect PCIe Card



7 System Design - Vivado

7.1 Block Design




Figure 1: Block Design

7.2 Constrains

7.2.1 Basic module constrains

i_bitgen_common.xdc

```
#
# Default common settings that do not depend assembly variant
#
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]

set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]

set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
```

_i_common.xdc

```
#
#
#
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]
```

7.2.2 Design specific constrain

_i_io.xdc

```
#-----
#IIC to CPLD
set_property PACKAGE_PIN W29 [get_ports SCF_0_cp1d_25_scl]
set_property PACKAGE_PIN W26 [get_ports SCF_0_cp1d_19_oe]
set_property PACKAGE_PIN V29 [get_ports SCF_0_cp1d_24_sda]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_0_cp1d_25_scl]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_0_cp1d_19_oe]
set_property IOSTANDARD LVCMOS18 [get_ports SCF_0_cp1d_24_sda]
#-----
#PCIE
set_property PACKAGE_PIN E33 [get_ports FEX_4_N]
set_property IOSTANDARD LVCMOS18 [get_ports FEX_4_N]
set_property PACKAGE_PIN AD6 [get_ports {CLK_PCIE_100MHz_clk_p[0]}]
#todo check auto placement:
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets msys_i/axi_pcie3_0/inst/
pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out]
#-----
#Revision ID
set_property PACKAGE_PIN AP27 [get_ports {REV_ID[0]}]
set_property PACKAGE_PIN AN27 [get_ports {REV_ID[1]}]
set_property PACKAGE_PIN AP26 [get_ports {REV_ID[2]}]
set_property PACKAGE_PIN AP25 [get_ports {REV_ID[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {REV_ID[*]}]
#-----
#QSPI
set_property PACKAGE_PIN AL33 [get_ports {spi_rtl_ss_io[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {spi_rtl_ss_io[0]}]
set_property PACKAGE_PIN AN33 [get_ports spi_rtl_io0_io]
set_property PACKAGE_PIN AN34 [get_ports spi_rtl_io1_io]
set_property PACKAGE_PIN AK34 [get_ports spi_rtl_io2_io]
set_property PACKAGE_PIN AL34 [get_ports spi_rtl_io3_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io2_io]
set_property IOSTANDARD LVCMOS18 [get_ports spi_rtl_io3_io]
#-----
#CLKS
##SI5338_0_DDR3_CLK #diff 1.5V AG17/AH17
set_property PACKAGE_PIN AG17 [get_ports {SI5338_0_DDR3_CLK_clk_p}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {SI5338_0_DDR3_CLK_clk_p}]
```



```
##SI5338_1_MGTCLK_5338_C #diff MGT 1.8V AB6/AB5
set_property PACKAGE_PIN AB6 [get_ports {SI5338_1_MGTCLK_5338_C_clk_p[0]}]
###SI5338_3_LMK_CLK #diff MGT 1.8V to LMK CLKin1
##SI5338_4_MGTCLK2_5338_C #diff MGT 1.8V H6/H5
set_property PACKAGE_PIN H6 [get_ports {SI5338_4_MGTCLK2_5338_C_clk_p[0]}]
##LMK_0_CLK_SYNTD_DCLKout0 #diff 1.8V AD29/AE29
set_property PACKAGE_PIN AD29 [get_ports {LMK_0_CLK_SYNTD_DCLKout0_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {LMK_0_CLK_SYNTD_DCLKout0_clk_p[0]}]
set_property DIFF_TERM TRUE [get_ports {LMK_0_CLK_SYNTD_DCLKout0_clk_p[0]}]
##LMK_1_CLK_SYNTD_DCLKout1 #diff 1.8V AE31/AF31
set_property PACKAGE_PIN AE31 [get_ports {LMK_1_CLK_SYNTD_DCLKout1_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {LMK_1_CLK_SYNTD_DCLKout1_clk_p[0]}]
set_property DIFF_TERM TRUE [get_ports {LMK_1_CLK_SYNTD_DCLKout1_clk_p[0]}]
###LMK_2_CLKIN_5338_P #diff 1.8Vto Si5338 IN1/IN2
###LMK_3_CLK_SYNTD_SDCLKout3 #diff 1.8Vto N.C.
###LMK_4_CLK_SYNTD_SDCLKout4 #diff MGT 1.8V T6/T5
###LMK_5_CLK_SYNTD_SDCLKout5 #diff 1.8Vto N.C.
###LMK_6_CLK_SYNTD_SDCLKout6 #diff 1.8Vto N.C.
###LMK_7_CLK_SYNTD_SDCLKout7 #diff MGT 1.8V F6/F5
###LMK_8_CLK_SYNTD_SDCLKout8 #diff 1.8Vto N.C.
###LMK_9_CLK_SYNTD_SDCLKout9 #diff 1.8Vto N.C.
###LMK_10_CLK_SYNTD_SDCLKout10 #diff 1.8Vto N.C.
###LMK_11_CLK_SYNTD_SDCLKout11 #diff 1.8Vto N.C.
###LMK_12_CLK_SYNTD_SDCLKout12 #diff 1.8Vto N.C.
###LMK_13_CLK_SYNTD_SDCLKout13 #diff 1.8Vto N.C.
```

```
#-----
```

8 Software Design - SDK/HSI

For SDK project creation, follow instructions from:

[SDK Projects](#)¹¹

8.1 Application

Template location: ./sw_lib/sw_apps/

8.1.1 hello_tec0330

- Xiline Hello World as endless loop

8.1.2 scu

- Si5338 I2C Configuration via MCS.

srec_spi_bootloader

- modified Xilinx SREC Bootloade
 - modified Files: blconfig.h, bootloader.c
 - modified xilisf_v5_11: xilisf.mld (default Flash Typ:5)

¹¹ <https://wiki.trenz-electronic.de/display/PD/SDK+Projects>

9 Additional Software

9.1 SI5338

File location <design name>/misc/Si5338/RegisterMap.txt

General documentation how you work with these project will be available on [Si5338](https://wiki.trenz-electronic.de/display/PD/Si5338)¹²

¹² <https://wiki.trenz-electronic.de/display/PD/Si5338>

10 Appx. A: Change History and Legal Notices

10.1 Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
 2018-10-31	v.4(see page 6) <small>Übersicht über alle Versionen</small>	John Hartfiel ¹³	<ul style="list-style-type: none"> 2018.2 release
--	all	John Hartfiel ¹⁴	--

Table 10: Document change history.

10.2 Legal Notices

10.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

10.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

10.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials

¹³ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹⁴ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

10.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

10.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

10.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

10.9 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#)¹⁵. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#)¹⁶ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)¹⁷.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union.


¹⁵ <http://guidance.echa.europa.eu/>

¹⁶ <https://echa.europa.eu/candidate-list-table>

¹⁷ <http://www.echa.europa.eu/>

Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07